




Exam Project


Find a recent article that describes a microelectronic or micromechanical device.

Make a set of slides that describes the fabrication.









High-k dielectrics



Short channel effects



Short-channel effects:

Threshold-voltage shift


Lack of pinch-off

Increased leakage current

Increase of output conductance




SOI: silicon on insulator

Smart Cut




http://en.wikipedia.org/wiki/Silicon_on_insulator

Smart Cut



STEM images of FZ-silicon implanted with 400 keV protons at a dose of 10^{16} cm^{-2} .




TEM image of a 3 nm Si cap/ 15 nm SiGe 50% /10 nm strained SOI structure grown at CEA-Leti and used for p-SiGe MOSFET fabrication.


http://www.fz-juelich.de/pgi/pgi-9/EN/Forschung/08-strained%20silicon/04_Biaxially%20strained%20Si_SiGe_%28S%29SOI%20heterostructure/_node.html

Dual stress liners

DUAL STRESS LINER TRANSISTOR CROSS-SECTION



Tensile silicon nitride film over the NMOS and a compressive silicon nitride film over the PMOS improves the mobility.



A: Starting Material

C: Well Doping

E: Channel Doping and Channel Strain

G: Extension Junction and Halo

I: Elevated Junction and Contacts

B: Isolation

D: Channel Surface (Preparation)

F: Gate Stack (Including Flash) and Spacer

H: Contacting Source/Drain Junction

J: DRAM Stack/Trench Cap. & FeRAM Storage



Intel® Pentium® 4 90 nm

Intel® Pentium® D 65 nm

Intel® Core™2 Duo 45 nm

Intel® Atom™ Z6xx Series 45 nm

Intel® Core™2 Celeron 45 nm

Intel® Core™ i7-900 32 nm


Intel® Xeon® 5600 Series 32 nm

Intel® Ivy bridge tri-gate 22 nm

Intel® Haswell FinFET 16 nm




Intel 22nm 3D tri-gate transistor






http://download.intel.com/newsroom/kits/22nm/gallery/images/Intel-22nm_Transistor.jpg

Planar vs. Tri-gate




http://download.intel.com/newsroom/kits/22nm/gallery/images/Intel-22nm_Transistor.jpg

FinFET



<https://www.youtube.com/watch?v=Jctk0DI7YP8>

Contact holes



Tungsten CVD using the WF_6 . Exceptionally good conformality.

Adhesion/barrier layer such as Ti/TiN (CVD). Protects Si from attack by fluorine, ensures adhesion of W to the silicon dioxide.

Marks the start of back end processes. The temperature cannot go higher than 450 C.

CMOS SOI






Figure 26.16 SOI MOSFET with first-level metal, schematic and TEM. Courtesy Brandon Van Leer, FEI Company⁴

Fransila

Back-end Metallization



Cu ($\rho = 1 \mu\Omega \text{ cm}$) and Al ($\rho = 3 \mu\Omega \text{ cm}$) are used for wiring layers.

Multi-level Metallization




Figure 28.5 Aluminum bottom metal with Ti/TiN/W contact plug after etchback (left) and with second Ti/TiN/aluminum metal layer (right)





Figure 28.6 Multilevel metallization with all dielectric layers etched away. TiSi₂/poly gates, tungsten plugs and local wires, Al global wires. Reproduced from Mann *et al.* (1995) by permission of IBM


Interconnects

22 nm Process



80 nm minimum pitch


14 nm Process



52 nm (0.65x) minimum pitch

Copper must not diffuse into the silicon. Separate equipment is used for the back end of line.

Interconnect RC delay



Low resistivity metal
Low- k dielectrics
low polarizability
high porosity

Smaller circuits:
lower gate delay
larger RC delay




Figure 28.14 Copper resistivity as a function of linewidth. Courtesy of The Semiconductor Industry Association. The International Technology Roadmap for Semiconductors, 2007 Edition. International SEMATECH: Austin, TX, 2007

Interconnects






Figure 28.9 Cu/polyimide multilevel metallization with Ta barriers, W plugs and silicon nitride polish stop layers. Reproduced from Small and Pearson (1990) by permission of IBM

Conventional Damascene Copper Extendibility?



Barrier Layer(s)

TaN/Ta, AlOx, MnOx, other

Seed Layer(s)

PVD Cu, CVD/ALD Co,
CVD/ALD Ru, other

Fill Metallurgy

Plated Cu, CVD/ALD Cu,
PVD Cu, other

IBM

$$R = \frac{\rho \ell}{wt}$$

Memories

SRAM: Static random access memory - volatile



DRAM: Dynamic random access memory - volatile

Flash - nonvolatile

Phase change memories - nonvolatile

SRAM


Static random access memory



No refresh circuitry needed.



About half a microprocessor chip is SRAM

Microprocessor




Dynamic random access memory (DRAM)

Read and refresh DRAM with a SRAM cell



DRAM






75:1


Silicon oxynitride SiO_xN_y dielectric

High Bandwidth Memory

AMD to launch its HBM graphics cards on 16 June 2015.




Flash memory



Charge is stored on a floating gate

nonvolatile

Intel Micron Flash Technologies (IMFT)
Shallow Trench Isolation (STI)
Control Gate (CG)
Floating Gate (FG)
Self-Aligned Doubled Patterning (SADP)




Topographical SEM image of the IMFT 25-nm flash memory array at gate level: array trench depth is shallower to allow a denser flash array

The extent of immersion-lithography tool usage cannot be known, but our end-of-the-wordline analysis and STI pattern analysis of the IMFT device has shown some interesting spacing patterns that could give useful insight into the lithography and SADP processes. Technically, immersion lithography is the mainstream technology for NAND flash integration for sub-50 nm and is used along with SADP to shrink line widths and avoid overlay issues. Strongly enhanced DP (two exposures + spacer approach) could extend immersion to 21 nm and beyond. Since the extreme ultraviolet lithography (EUVL) tool is not going to be ready till 2012, immersion would continue to fill the gap up to 2x-nm node and beyond.

Tunneling through an arbitrarily shaped potential barrier


In quantum mechanics, there is some probability that a particle of mass m will tunnel through a potential barrier even if the energy of the particle is less than the energy of the barrier. During a direct tunneling process, the energy of the electron remains constant. The form below calculates the transmission coefficient for tunneling. The shape of the tunnel barrier can be arbitrarily defined in the interval between $x = 0$ and $x = a$. The potential is assumed to be constant to the left of the tunnel barrier at the value $V(x=0)$ and constant to the right of the barrier at the value $V(x=a)$.




Ferroelectric RAM

FeRAM uses a Ferroelectric material like PZT to store information.

Sometimes used in smart cards.






nonvolatile



To read, try to write a 0,
if a current flows, it was a 1.


Ferroelectric RAM



Phase change memory


Phase-change memory (PRAM) uses chalcogenide materials. These can be switched between a low resistance crystalline state and a high resistance amorphous state.

GeSbTe is melted by a laser in rewritable DVDs and by a current in PRAM.



Phase change material

Electron diffraction in a TEM of a GeSbTe alloy.



http://web.stanford.edu/group/cui_group/research.htm