




MOSFETs




n - channel

functions as a switch
 ~ 1 billion /chip




p - channel


MOS capacitor




Gradual channel approximation



$$Q_{\text{mobile}} = \begin{cases} 0, & \text{for } V_G - V_B < V_T \\ -C_{\text{ox}}(V_G - V_B - V_T) & \text{for } V_G - V_B > V_T \end{cases}$$



$$n_s(y) = -\frac{Q(y)}{e} = \frac{C_{\text{ox}}(V_G - V_{ch}(y) - V_T)}{e}$$




<http://lampx.tugraz.at/~hadley/psd/L10/gradualchannelapprox.php>

Gradual channel approximation

Field lines are vertical, current flow is horizontal.

Ohm's law \longrightarrow $j = -nev_d = ne\mu_n E_y$

$$I = Ztj = Ze\mu_n n_s E_y$$
$$n = \frac{n_s}{t}$$



$n_s = nt$ is the sheet charge at the interface.

$$n_s(y) = \frac{Q}{e} = \frac{-C_{ox}(V_G - V(y) - V_T)}{e}$$

Gradual channel approximation

$$I_D = Ztj = Ztne\mu_n E_y$$

$$E_y = -\frac{dV_{ch}}{dy}$$

$$I_D = -Z\mu_n C_{ox} (V_G - V_{ch}(y) - V_T) \frac{dV_{ch}}{dy}$$



This is a first order differential equation for V_{ch} : Integrate

<http://lampx.tugraz.at/~hadley/psd/L10/gradualchannelapprox.php>


Gradual channel approximation

$$V_{ch}(y) = V_G - V_T - \sqrt{(V_G - V_T)^2 - \frac{2I_D y}{Z\mu_n C_{ox}}}$$



$$E_y = -\frac{dV_{ch}}{dy} = -\frac{I_D}{Z\mu_n C_{ox} \sqrt{(V_G - V_T)^2 - \frac{2I_D y}{Z\mu_n C_{ox}}}}$$



MOSFET Gradual Channel Approximation



Z	<input type="text" value="1E-5"/>	m
L	<input type="text" value="1E-6"/>	m
μ_n	<input type="text" value="1500"/>	cm ² /Vs
ϵ_r	<input type="text" value="4"/>	
t_{ox}	<input type="text" value="3E-9"/>	m
V_D	<input type="text" value="1.9"/>	V
V_G	<input type="text" value="3"/>	V
V_T	<input type="text" value="1"/>	V
<input type="button" value="Replot"/>		




<http://lampx.tugraz.at/~hadley/psd/L10/gradualchannelapprox.php>

Gradual channel approximation

$$\int_0^L I_D dy = \int_0^{V_D} Z \mu_n C_{ox} (V_G - V_{ch}(y) - V_T) dV$$

$$I_D = \frac{Z}{L} \mu_n C_{ox} \left[(V_G - V_T) V_D - \frac{V_D^2}{2} \right]$$

Valid in the linear regime (until pinch-off occurs at the drain).




MOSFET-saturation voltage

$$I = \frac{Z}{L} \mu_n C_{ox} \left[(V_G - V_T) V_D - \frac{V_D^2}{2} \right]$$

At pinch-off, $dI_{ds}/dV_{ds} = 0$

$$\frac{dI}{dV_D} = \frac{Z}{L} \mu_n C_{ox} \left[(V_G - V_T) - V_D \right] = 0 \quad V_{sat} = (V_G - V_T)$$

A MOSFET in saturation is a voltage controlled current source.




MOSFET - saturation current

Use the saturation voltage at pinch-off to determine the saturation current

$$V_{sat} = (V_G - V_T)$$

$$I = \frac{Z}{L} \mu_n C_{ox} \left[(V_G - V_T) V_D - \frac{V_D^2}{2} \right]$$

$$I_{sat} = \frac{Z}{2L} \mu_n C_{ox} (V_G - V_T)^2$$



MOSFET (linear regime)



Channel conductance in the linear regime. For small V_D

$$I \approx \frac{Z}{L} \mu_n C_{ox} [(V_G - V_T) V_D]$$



$$g_D = \frac{dI_D}{dV_D} = \frac{Z}{L} \mu_n C_{ox} (V_G - V_T)$$

Transconductance

$$g_m = \frac{dI_D}{dV_G} = \frac{Z}{L} \mu_n C_{ox} V_D$$



MOSFET (saturation regime)



$$I_{sat} = \frac{Z}{2L} \mu_n C_{ox} (V_G - V_T)^2$$




Transconductance

$$g_m = \frac{dI_D}{dV_G} = \frac{Z}{L} \mu_n C_{ox} (V_G - V_T)$$


A MOSFET in the saturation regime acts like a voltage controlled current source.

MOSFET (saturation regime)


$$I_{sat} = \frac{Z}{2L} \mu_n C_{ox} (V_{GS} - V_T)^2$$



Saturation




Potential



Electric field strength

Constant E-field Scaling



Gate length L , transistor width Z , oxide thickness t_{ox} are scaled down.

V_{ds} , V_{gs} , and V_T are reduced to keep the electric field constant.

Power density remains constant.

$$L \sim 45 t_{ox}$$

1975 - 1990: "Days of happy scaling"

Constant E-field scaling

$$I_{sat} = \frac{Z}{2L} \mu_n \frac{\epsilon_{ox}}{t_{ox}} (V_G - V_T)^2$$

$$L \Rightarrow sL, \quad Z \Rightarrow sZ, \quad t_{ox} \Rightarrow st_{ox}, \quad V_{th} \Rightarrow sV_{th}$$

$$I_{sat} \Rightarrow sI_{sat} \quad \longleftarrow \quad I_{sat} \text{ gets smaller}$$

$$g_m = \frac{dI_D}{dV_G} = \frac{Z}{L} \mu_n \frac{\epsilon_{ox}}{t_{ox}} (V_G - V_T) \quad \longleftarrow \quad \text{Transconductance stays the same.}$$

Power per transistor decreases like L^2 . Power per unit area remains constant.

The heat dissipation problem


Microprocessors are hot ~ 100 C

Hotter operation will cause dopants to diffuse

When more transistors are put on a chip they must dissipate less power.


Power per transistor decreases like L^2 .

Microprocessor Transistor Counts 1971-2011 & Moore's Law




Dual stress liners

DUAL STRESS LINER TRANSISTOR CROSS-SECTION



Tensile silicon nitride film over the NMOS and a compressive silicon nitride film over the PMOS improves the mobility.

Gate dielectric




Thinner than 1 nm:
electrons tunnel


Large dielectric
constant desirable
 $\epsilon_r(\text{SiO}_2) \sim 4$

$\epsilon_r(\text{Si}_3\text{N}_4) \sim 7$

Direct contact technology of high-k to Si



High-k dielectrics




<http://nano.boisestate.edu/research-areas/gate-oxide-studies/>

Equivalent oxide thickness (EOT)

$$\text{EOT} = \frac{\epsilon_{\text{SiO}_2}}{\epsilon} t_{\text{high-k}} + t_{\text{SiO}_2}$$

Scaling can continue using oxides too thick to tunnel if they have a higher dielectric constant.



- | | |
|---|--|
| A: Starting Material | B: Isolation |
| C: Well Doping | D: Channel Surface (Preparation) |
| E: Channel Doping and Channel Strain | F: Gate Stack (Including Flash) and Spacer |
| G: Extension Junction and Halo | H: Contacting Source/Drain Junction |
| I: Elevated Junction and Contacts | J: DRAM Stack/Trench Cap. & FeRAM Storage |

High frequencies

$$\tilde{i}_{in} = 2\pi f C_G \tilde{v}_G$$


$$\tilde{i}_{out} = g_m \tilde{v}_G$$

$$\tilde{i}_{in} < \tilde{i}_{out}$$




$$f < \frac{g_m}{2\pi C_G} \propto \frac{1}{s^2} = f_T$$

For large E , Ohm's law ($j = ne\mu E$) is not valid. The electron velocity saturates. For velocity saturation:

$$f_T \approx \frac{v_s}{L}$$



Short channel effects





Short-channel effects:

Threshold-voltage shift

Lack of pinch-off


Increased leakage current

Increase of output conductance




SOI: silicon on insulator

Smart Cut



http://en.wikipedia.org/wiki/Silicon_on_insulator

Buried Oxide




TEM image of a 3 nm Si cap/ 15 nm SiGe 50% /10 nm strained SOI structure grown at CEA-Leti and used for p-SiGe MOSFET fabrication.

http://www.fz-juelich.de/pgi/pgi-9/EN/Forschung/08-strained%20silicon/04_Biaxially%20strained%20Si_SiGe_%28S%29SOI%20heterostructure/_node.html

MOSFET (saturation regime)


$$I_{sat} = \frac{Z}{2L} \mu_n C_{ox} (V_G - V_T)^2 (1 - \lambda (V_D - V_{sat}))$$



Experimentally: channel length modulation

$$\lambda \propto \frac{1}{L}$$


Drain-induced barrier lowering (DIBL)



In cut-off $V_G < V_T$, there should be a barrier that prevents current flow. This barrier is reduced in a short channel device.


Subthreshold current

For $V_G < V_T$ the transistor should switch off but there is a diffusion current. The current is not really off until ~ 0.5 V below the threshold voltage.



Weak inversion



$$I_D \propto \exp\left(\frac{e(V_G - V_T)}{k_B T}\right)$$



Subthreshold swing: 70-100 mV/decade


CMOS inverter

Complementary Metal Oxide Semiconductor




$$E = QV_{dd} = CV_{dd}^2$$

Gate delay





Gate delay is limited by $C_{gate}V_{dd}/I$.



SRAM


Static random access memory



No refresh circuitry needed.


DRAM

Dynamic random access memory




DRAM

Read and refresh DRAM with a SRAM cell



Flash memory



Charge is stored on a floating gate

nonvolatile

Phase change memory

Phase-change memory (PRAM) uses chalcogenide materials. These can be switched between a low resistance crystalline state and a high resistance amorphous state.

GeSbTe is melted by a laser in rewritable DVDs and by a current in PRAM.

