



Physics of Semiconductor Devices

- Devices: diodes, solid state lasers, transistors
- Applications: computing, communications, controllers
- Energy: efficient lighting, solar cells


Peter Hadley








Books





Home Outline Introduction Crystals Intrinsic Semiconductors Extrinsic Semiconductors Transport pn junctions Contacts JFETs/MESFETs MOSFETs Bipolar transistors Opto-electronics Lectures Exam questions Making presentations TUG students Student projects

Home

Crystals

Doping

Transport

Contacts

MOSFETs I

MOSFETs II

MOSFETS III

Opto-electronics

Bipolar I

Bipolar II

Lectures

Problems

TUG students

Login

Introduction


Band structure

pn junctions I

pn junctions II

JFETs/MESFETs

http://www.if.tugraz.at/psd.html



Physics of Semiconductor Devices

Semiconductor devices are widely used in computation and control systems. Computers, telephones, medical instruments, automobiles, and household applicances make heavy use of semiconductors. This course explains the how semiconductor devices work. Before the devices themselves are discussed, a few concepts of solid state physics will be presented. Solid state physics is the study of how atoms arrange themselves into solids and what properties these solids have. Properties that can be calculated using the principles of solid state physics include electrical conductivity, thermal conductivity, elasticity, yield strength, speed of sound, dielectric constant, magnetism, and piezoelectricity.

A proper understanding of the electronic properties of materials is only possible when the electrons are described quantum mechanically. Therefore, a brief discussion of quantum mechanics will be necessary. After a few principles of quantum mechanics are introduced, the electronic properties of metals, insulators, and semiconductors will be described. Electronic devices typically consist of different materials and the behavior of the electrons at the interfaces between the materials is very important. The properties of electronic materials and the interfaces between electronic materials can be used to explain the behavior of a variety of semiconductor devices such as light emitting diodes, solid state lasers, sensors, bipolar transistors, and field effect transistors. A device that is used extensively in integrated circuits is the MOSFET (Metal Oxide Semiconductor Field Effect Transistor). We will spend several weeks discussing the properties of MOSFETs.



Institute of Solid State Physics

Technische Universität Graz

Examination

1 hour written exam

2 of the problems come from the old exam questions


1 Contribution to improve the course


Solutions to exam questions

Simulations

Oral exam


The first point contact transistor William Shockley, John Bardeen, and Walter Brattain Bell Laboratories, Murray Hill, New Jersey (1947)





Shockley





Jack Kilby's first integrated circuit 1958




Table PIDS2a High-performance (HP) Logic Technology Requirements

	in one of the			2				1				1 33			8	1000
	2013	2014	2015	2016	2017	2018	2019	2020	2021	2022	2023	2024	2025	2026	2027	2028
node	"16/14"		"11/10"		"8/7"		"6/5"	leters 225	"4/3"		"3/2.5"		"2/1.5"		"1/0.75"	
metal 1/2 pitch	40	32	32	28.3	25.3	22.5	20.0	17.9	15.9	14.2	12.6	11.3	10.0	8.9	8	7.1
gate length	20	18	16.7	15.2	13.9	12.7	11.6	10.6	9.7	8.8	8.0	7.3	6.7	6.1	5.6	5.1
6 6	40.0	44.4	43.4	42.2	44.4	40.0	0.2	0.5	7.0	7.0	6.4	5.0	5.4	4.0	4.5	14



International Technology Roadmap for Semiconductors

About the ITRS ITRS News Public Events Sponsors ITRS Edition Reports and Ordering Models Papers and Presentations Industry Links

ITRS Teams ITRS Working Group Login

ITRS 2009 Edition

Executive Summary System Drivers Design **Test & Test Equipment Process Integration, Devices & Structures** RF and A/MS Technologies for Wireless Communications **Emerging Research Devices Emerging Research Materials** Front End Processes Lithography Interconnect **Factory Integration** Assembly & Packaging **Environment, Safety & Health Yield Enhancement** Metrology Modeling & Simulation


2009 ERRATA-Executive Summary, list of corrections


http://www.itrs.net/reports.html

Table PIDS2a High-performance (HP) Logic Technology Requir	ements	- TCAD														
Year of Production	2013	2014	2015	2016	2017	2018	2019	2020	2021	2022	2023	2024	2025	2026	2027	2028
Logic Industry "Node Range" Labeling (nm) [based on 0. 7% reduction per "Node Range" ("Node" = 12x Mx)	"16/14"		"11/10"		"8/7"		"6/5"		"4/3"		"3/2.5"		"2/1.5"		"1/0.75"	
NFUIASIC Metal 1/M11% Fitch (nm) (contacted)	40	32	32	28.3	25.3	22.5	20.0	17.9	15.9	14.2	12.6	11.3	10.0	8.9	8	7.1
L 。: Physical Gate Length for HPLogic (nm)	20	18	16.7	15.2	13.9	12.7	11.6	10.6	9.7	8.8	8.0	7.3	6.7	6.1	5.6	5.1
L: Effective Channel Length (nm) [3]	16.0	14.4	13.4	12.2	11.1	10.2	9.3	8.5	7.8	7.0	6.4	5.8	5.4	4.9	4.5	4.1
V ,, : Power Supply Voltage (V)																
Bulk/SOI/MG	0.86	0.85	0.83	0.81	0.80	0.78	0.77	0.75	0.74	0.72	0.71	0.69	0.68	0.66	0.65	0.64
EOT: Equivalent Oxide Thickness	1.1		10.00		0.2			S. 3.311			1	1000	100	12.00	S	
Bulk/SOI/MG (nm)	0.80	0.77	0.73	0.70	0.67	0.64	0.61	0.59	0.56	0.54	0.51	0.49	0.47	0.45	0.43	0.41
Dielectric constant (K) of gate dielectrics	12.5	13.0	13.5	14.0	14.5	15.0	15.5	16.0	16.5	17.0	17.5	18.0	18.5	19.0	19.5	20.0
Physical gate oxide thickness (nm)	2.56	2.57	2.53	2.51	2.49	2.46	2.42	2.42	2.37	2.35	2.29	2.26	2.23	2.19	2.15	2.10
ChannelDoping (10 [#] .lom ³ .)[4]																
Bulk	6.0	7.0	7.7	8.4	9.0											
SOI/MG	0.1	0.1	0.1	0.1	0.1	0.1	0.1	0.1	0.1	0.1	0.1	0.1	0.1	0.1	0.1	0.1
Body Thickness (nm) [5]	- 32		2	2 D	- 54			7	- 24		8	· · · ·	- 32		A 5	
SOI				S				· · · · ·								
MG	6.4	5.8	5.3	4.9	4.4	4.1	3.7	3.4	3.1	2.8	2.6	2.3	2.1	2.0	1.8	1.6
T _{BOX} : Buried Oxide Thickness for SOI (nm) [5]																
SOI																
CET: Capacitance Equivalent Thickness (nm) [7]								· · · · · · · · · · · · · · · · · · ·			5					
Bulk/SOI/MG	1.10	1.07	1.03	1.00	0.97	0.94	0.91	0.89	0.86	0.84	0.81	0.79	0.77	0.75	0.73	0.71
C at intrinsic (IFIµm) [8]														-		
Bulk/SOI/MG	0.502	0.465	0.448	0.420	0.396	0.373	0.352	0.329	0.311	0.289	0.273	0.255	0.240	0.225	0.212	0.198
Nobility (om ² /V-s)					1000		940.00 C 140		21000		2.4		10.00		8	
Bulk	400	400	400	400	400											
SOI								_								
MG	250	250	250	250	250	250	200	200	200	200	200	150	150	150	150	150
1 (nAlµm][9]																
Bulk/SOI/MG	100	100	100	100	100	100	100	100	100	100	100	100	100	100	100	100
T _{dent} : NMOS Drive Current (µAlµm) [10]							1	1			1					
Bulk	1,348	1,355	1,340	1,295	1,267											
SOI							2	4 - Y			2	5 - Y				
MG	1670	1,680	1,700	1,660	1,660	1,610	1,600	1,480	1,450	1,350	1,330	1,170	1,100	1,030	970	900
V 1,100 (V)[10								·								
Bulk	0.306	0.327	0.334	0.357	0.378										J. J.	
SOI																
MG	0.219	0.225	0.231	0.239	0.264	0.266	0.265	0.276	0.295	0.303	0.306	0.319	0.334	0.340	0.354	0.364

Electrons


Charge = $-1.6022 \times 10^{-19} \text{ C}$ Mass = $9.11 \times 10^{-31} \text{ kg}$ Radius = ?






Quantum Mechanics

Everything moves like a wave but exchanges energy and momentum like a particle.




Everything moves like a wave but exchanges energy and momentum like a particle.




Al: $\sigma = 3.5 \times 10^7 \ 1/\Omega \cdot m$

Si: $\sigma = 4.3 \times 10^{-4} 1/\Omega \cdot m$





Silicon

- Important semiconducting material
- 2nd most common element on earths crust (rocks, sand, glass, concrete)
- Often doped with other elements
- Oxide SiO₂ is a good insulator



a








Silicon

Large (2 m) single crystals are grown


Czochralski process













http://en.wikipedia.org/wiki/Czochralski_process

Silicon wafers

$50\ \mu m$ - $0.5\ mm$ thick



Photolithography



http://britneyspears.ac/physics/fabrication/photolithography.htm

http://cleanroom.byu.edu/lithography.parts/Lithography.html


EBPG (Electron beam pattern generator)



 $100 \text{ kV} \rightarrow \lambda = 0.12 \text{ nm}$

Ion implantation





Implant at 7° to avoid channeling








Fig. 2 Schematic cross section of present CMOS FETs with multilayered wiring.











MOSFET

Metal Oxide Semiconductor Field Effect Transistor





functions as a switch ~ 1 billion /chip




Self-aligned fabrication


p-Si 100 wafer










Self-aligned fabrication









Salicide (Self-aligned silicide)

